# **Using Hardware Accelerators for HPC Tasks**



#### Dietmar Fey Friedrich-Alexander-University Erlangen-Nuremberg Department Computer Science – Chair for Computer Architecture

Friedrich-Alexander-Universität Erlangen-Nürnberg







# The Friedrich-Alexander University Erlangen-Nuremberg

#### Some data about our university

founded 1743



- 28.677 students
  - 2.537 are from abroad (8.9%)
- 21.8 % students at the Technical Faculty
  - ~ 20% female







#### Hardware accelerators for HPC

- GPU
- FPGA

#### Examples

- Solving HPC tasks for optical 3D metrology on GPUs
- Solving Lattice-Boltzmann and heat equation kernels on FPGAs

Lecture in the Master Program "Computational Engineering" in Erlangen from Computer Architecture side

Architecture of Supercomputers







Why should hardware accelerators be used?

- Is the normal CPU not fast enough?
- No talk in Computer Engineering without Moore's Law
  - Every 18 to 24 months doubling of devices on chips
  - Keeping pace with Moore's law is becoming more and more difficult
  - Slowing down the catching up of the CPU versus accelerator









- Which kind of hardware accelerator are considered in the following?
  - GPUs and FPGAs
  - GPU Graphics Processing Unit
    - used as GPGPU General Purpose Graphics Processing Unit









#### Generic (simplified) setup of an FPGA





Friedrich-Alexander-Universität Erlangen-Nürnberg





- FPGA Field Programmable Gate Arrays
  - Have already been used in Cray Supercomputers, Cray XD1

COSSE – Workshop "Mathematics in Waterland"

Dietmar Fey – Chair for Computer Architecture University Erlangen-Nuremberg, 8<sup>th</sup> Feb 2011

- Processing node contained
  - four AMD Opteron 64-bit CPUs
  - and one Xilinx Virtex II device
- FPGAs augment the processing or input/output capabilities of the Opteron processors
  - FFT (Fast Fourier Transform)
  - Replacing more slowly PCI interfaces





Slide 7





#### Generic setup of a GPU









#### Set-up of a real GPU NVIDIA GeForce 8800

 112 Streaming processors (SP) organised in 14 Streaming-Multiprocessors (SM)



Friedrich-Alexander-Universität Erlangen-Nürnberg





- Application scenario: GPUs for optical metrology
  - Not Exa-scale computing
  - Using the cost-effective compute power of GPUs
  - Interest for a lot of SMEs (small and medium-sized enterprises)
- 3D measuring using white light interferometry



Twyman Green Interferometer



#### Interferogram







- Huge amount of data
  - Up to 1000 layers with 1000 × 1000 pixels each









 To filter out noise the so-called bucket-method has approved

$$DF02(z) = I(z+0) - I(z+2)$$
(1)  

$$DF13(z) = I(z+1) - I(z+3)$$
(2)  

$$DF24(z) = I(z+2) - I(z+4)$$
(3)  

$$B(z) = \frac{1}{2}\sqrt{DF13(z)^2 - DF02(z) \cdot DF24(z)}$$
(4)

Exploiting symmetry reduces the amount of calculation

 $DF02(z_i) = DF13(z_{i-1})$  (5)

$$DF13(z_i) = DF24(z_{i-1})$$
 (6)

$$DF24(z_i) = I(z_i + 2) - I(z_i + 4)$$
(7)

$$B(z_i) = \frac{1}{2}\sqrt{DF24(z_{i-1})^2 - DF13(z_{i-1}) \cdot DF24(z_i)}$$
(8)

Friedrich-Alexander-Universität Erlangen-Nürnberg



• Illustration of the algorithm (i)







• Illustration of the algorithm (ii)



Friedrich-Alexander-Universität Erlangen-Nürnberg





• Illustration of the algorithm (iii)







• Illustration of the algorithm (iv)



Friedrich-Alexander-Universität Erlangen-Nürnberg





• Illustration of the algorithm (v)



Friedrich-Alexander-Universität Erlangen-Nürnberg





• Finally the envelope has to be found



Friedrich-Alexander-Universität Erlangen-Nürnberg





 How to bring that solution in an efficient way onto a GPGPU?









• Reading in the input data from the measurement system into the host's main memory









Transferring the image data from host memory to GPU memory









The symmetric multiprocessors start to work by accessing global and local memory









 Concurrently to calculation the next layers are transferred to GPU memory









 Finally the results are transferred back to main memory









 Perfomance comparison with GPU and normal CPU









• Expressed using Speed-up values









#### A simple two-dimensional performance model

- Main reason for bottleneck
  - die "off-chip" memory bandwidth
  - Request for a model
    - Relation between processor performance and off-chip memory traffic
- Important value: operational intensity
  - Number of operations per fetched byte [Flops / Byte]
  - Measurement parameter for traffic between DRAM memory and caches
  - Not between caches and processor  $\rightarrow$  Arithmetic Intensity
- Roofline model
  - 2D model, which unifies operational intensity, memory bandwidth and maximum achievable computing performance







#### Determine the operational intensity for kernels

- Kernel:
  - SparseMatrix, Structured Grids (Stencils), Structured Grids (Lattice methods), spectral methods (Fast Fourier Transformations – FFT, Dense matrix, N-body problems)
  - Scaling depends on O(N), O(log(N), resp. It is independent from the problem size O(1)









Arithmetical / operational intensity

- Both can be measured in [Flops / Byte]
- Derivable the necessary bandwidth for the memory system
  - Quotient of achievable peak floating point performance / Operational resp. arithmetic intensity

 $\frac{Floating - PointOperations/Sec}{Floating - PointOperations/Byte} = \frac{Bytes}{Sec}$ 

The real achievable computing performance

Attainable GLOP/sec = Min(Peak Floating – Point Performance, Peak Memory Bandwidth × Operational Intensity)







#### Example: Graphical presentation of the roofline model

- Opteron X2 , Dual Core @ 2 GHz
  - Kernel 1 is memory bandwidth bound
    - 0.5 FLOPSs / Byte; memory bandwidth limited; limits computing performance to 8 GFLOPs / sec
  - Kernel 2 is computation bounded or limited
    - 4 FLOPs / Byte; memory bandwidth is not the problem (max. 16 GB/s)



Friedrich-Alexander-Universität Erlangen-Nürnberg



#### e.g. Lattice-Boltzman method (LBM)







#### The compute kernel of the LBM

- Collision step (collide)
  - Compute macro values

$$\rho = \sum_{i=0}^{8} f_i \tag{1}$$

$$u_x = \frac{1}{\rho}(f_1 + f_5 + f_8 - (f_3 + f_6 + f_7)) \tag{2}$$

$$u_y = \frac{1}{\rho} (f_2 + f_5 + f_6 - (f_4 + f_7 + f_8))$$
(3)

$$u^2 = u_x^2 + u_y^2$$
 (4)

- Compute local equilibrium

$$c_{iu} = c_{ix}u_x + c_{iy}u_y \tag{5}$$

$$f_i^{eq} = \rho \cdot t_i \cdot (1 + 3c_{iu} + 4.5c_{iu}^2 - 1.5u^2), i = 0..8$$
(6)

Compute new distribution functions

$$f'_i = (1 - \omega)f_i + \omega f^{eq}_i \tag{7}$$

• Propagation step (stream)

$$f'_{i}(x + c_{ix}, y + c_{iy}) = f_{i}(x, y)$$
(8)







- Computational Complexity
  - after optimization: 95 floating-point operations
    - 52 additions(+)
    - 42 multiplications (x)
    - 1 inversion (1/x)
- 1 Msu/s = 95 MFLOPS







- Memory Requirements
  - Single precision floating-point (32 bit): 36 Bytes/site
  - Symmetrical read/write requirements
  - Pull- or push- implementation of the propagation step:
    - pull: stream and collide: read from neighbor cells, write to local
    - push: collide and stream: read from local cell, write to neighbors
- 1 Msu/s = 36 MB/s (read and write, 72 MB/s combined)







#### **Required ressources**

Megafunction	Combinational	Dedicated	DSP	Latency	$f_{max}$ (MHz)
	ALUTs	Logic Regis-	$blocks(9 \times 9)$		
		ters			
ADD_SUB	141	338850		714	218416
MUL	55	136389	8	$5,\!6,\!10,\!11$	240466
INV	391	765	32	20	427







Assuming the data is stored in host memory

achievable performance ranges assuming memory-bounding

- from 5.6 Msu/s (for PCIe x1, Gen.1)
- upto 80 Msu/s (for PCIe x8, Gen.2)

#### Comparison data

K. Sano, Custom Computing with Reconfigurable Technologies for Efficient Acceleration of CFD Kernels, ParCFD 2010

- Pentium4 at 3.4GHz: 7.0..8.9 Msu/s
- Opteron at 2.2GHz: 10 Msu/s
- FPGA (Xilinx Virtex-4 at 100 MHz) 26 Msu/s for grids of size 1.0×10<sup>5</sup> grid points





#### Another example: 2D Laplace equation on FPGAs

The compute kernel of 2D heat equation

$$\begin{split} \frac{\partial T}{\partial t} &= k \cdot \left( \frac{\partial^2 T}{\partial^2 x} + \frac{\partial^2 T}{\partial^2 y} \right) \\ \Rightarrow T_{i,j,t+1} &= T_{i,j,t} + \\ & 0.25 \times (T_{i-1,j,t} + T_{i+1,j,t} + T_{i,j+1,t} + T_{i,j-1,t} - 4 \times T_{i,j,t}) \end{split}$$

Friedrich-Alexander-Universität Erlangen-Nürnberg





- Partial buffering vs. full buffering
  - Sliding window operation (SWO)



(a) Partial Buffering

(b) Full Buffering







Expand full buffering to 2 processors in FPGA



Friedrich-Alexander-Universität Erlangen-Nürnberg





#### Expand full buffering to 4 processors in FPGA



Friedrich-Alexander-Universität Erlangen-Nürnberg





# Combining SWO with loop unrolling leads to further improvement



Friedrich-Alexander-Universität Erlangen-Nürnberg





#### Proof by simulation that the approach is effective



#### Synthesis results

- Linear scaling
- Performance limited by number of ressources

$$\begin{split} S_{it} &= \frac{C_{serial}}{C_{total}} = \frac{m \cdot n \cdot I_{total}}{C_{total}} \\ &= \frac{m \cdot n \cdot I_{total} \cdot p \cdot it}{m \cdot n \cdot I_{total} + it^2(m + 2 \cdot p)} \approx p \cdot it \end{split}$$

#### Synthesis Results for the Heat Transfer Simulation

p	it	LUTs	Registers	BRAMs	Speedup	Time (s)
1	1	0.4k	0.3k	2	1	52.4
2	1	0.7k	0.5k	4	2	26.2
2	8	5.5k	3.9k	32	16	3.2
2	16	11.0k	7.8k	64	32	1.6
2	32	22.1k	15.6k	128	64	0.8







Shift the operational intensity to the right in the roofline model

- By applying loop unrooling and full buffering
- More operations can be carried out on the same amount of fetched data from memory
- Peak performance of your system can be reached



Friedrich-Alexander-Universität Erlangen-Nürnberg



#### Lecture: Architecture of Supercomputers

- Basic principles
  - Roofline model
  - Performance analysis of parallel computers
  - Processing in modern homogenous and heterogeneous multi-core architectures
  - GPU architecture and programming
  - Pipeline processing
  - Symmetrical Multi-Threading
  - High-Performance Networks
- Applied in real architectures
  - Earth Simulator
  - IBM Blue Gene
  - IBM Roadrunner





