Fault Location Algorithm for Multi-Terminal Radial Medium Voltage DC Microgrid

Vaibhav Nougain, Sukumar Mishra, Senior Member, IEEE, Soumya Shubhra Nag, Member, IEEE, and Aleksandra Lekić, Senior Member, IEEE

Abstract—Accurately locating the fault helps in the rapid restoration of the isolated line back into the system. This article proposes a novel communication-based multi-terminal method to locate the fault in a radial medium voltage DC (MVDC) microgrid. A time-domain based algorithm is proposed which applies to an MVDC system with different possible combinations of lines and cables. Terminal measurements of voltages and currents, voltages across current limiting reactor (CLR), and node currents are used to propose a flexible online fault location method. Based on the availability of communication and sensors, different terminals can be used to increase the reliability of the proposed fault location method. This method is robust to variations of key implementation parameters like type of faults, fault resistance, fault location, sampling frequency, white Gaussian noise (WGN) in measurement, and different line/cable combinations. Further, the fault location calculation is analyzed with parameter variation. PSCAD/EMTDC based electromagnetic transient simulations are used to validate the performance of the algorithm.

Index Terms—Power system protection, microgrids, power distribution faults, fault location.

I. INTRODUCTION

MVDC microgrid serves the requirement of supplying the shipping service and propulsion loads in shipboard electrical systems [1], [2], [3], onboard DC marine vessels [4], [5], and remote area mine sites [6]. This is a result of various advantages [7] including (i) lesser losses, (ii) lesser complexity with a lesser number of conversion stages in the system, (iii) relaxed synchronization requirements, and (iv) easy integration of multiple energy storage systems. Such multi-terminal MVDC microgrids, when subjected to a fault contingency experience a high rate of rise of current due to discharging converter capacitor [1]. The interfacing converter is prone to get damaged in case of improper control logic [7]. Even if the control is proper, the converter control is bypassed to limit the current [8] affecting the power transfer in the system. Either way, there is an indispensable requirement for a fast, selective, and reliable protection approach that ensures continuous operation of power transfer even under a fault [1]. Protection has two broad challenges, (i) fault identification and (ii) fault location. Identifying the fault helps in the isolation of the faulty line and accurately locating the DC fault ensures rapid restoration of the isolated faulty line into the DC system.

Focusing on the aspect of DC fault location, the literature has mainly covered low voltage DC (LVDC) and high voltage DC (HVDC) fault location. Generally, LVDC systems have the attribute of short lines (up to 1 km) for distribution and a low value of fault resistance (up to 5 Ω) [9], [10], [11], [12], [13], [14], [15], [16], [17]. Since the cost can be a constraint for such a system, single terminal methods are suitable for fault location in LVDC systems [9], [10], [11], [12], [13], [14], [15], [16], [17]. Single terminal methods do not require communication i.e., other terminal data to locate the fault. However, the accuracy of single terminal fault location methods has inherent dependence on fault resistance whereas double terminal (or multi-terminal) methods eliminate the dependence [9]. This means double terminal (or multi-terminal) methods are accurate even for high resistance faults. They come with the inherent problem of communication complexity and extra cost [12]. Discussing single terminal fault location methods, the authors in [14], [15], [16] use a probe power unit (PPU) as an active external injection unit. The method in [14] neglects the damping coefficient in the second order RLC discharging circuit, taking the damped frequency equal to the natural frequency. This results in a deviation in the accuracy of fault distance. The method in [15] uses a least square algorithm to evaluate the damping i.e., attenuation constant. However, when the attenuation constant is high, the accuracy of the method is jeopardized. Authors in [16] use modified PPU to calculate the high value of attenuation constant and thereby, evaluate fault distance with higher accuracy in comparison to [14], [15], [16]. The authors in [13] use a fault location module, consisting of an inductor, two switches, and two thyristors to achieve an accuracy of 98.4% for low resistance faults in the LVDC system. However, the method in [13] is prone to be affected by WGN in measurement as it uses the differential term (d/dt) in the analysis of fault location. Authors in [17] propose an iterative method to evaluate fault location for pole-to-ground (PTG) faults without any external modification. However, this method has a dead zone for faults closer to the bus and for

Manuscript received 17 July 2022; revised 19 December 2022, 20 March 2023, and 28 June 2023; accepted 16 September 2023. Date of publication 25 September 2023; date of current version 22 November 2023. This work was supported by the European Union’s HORIZON-WIDERA-2021-ACCESS-03 under Grant 101079200. Paper no. TPWRD-01070-2022. (Corresponding author: Vaibhav Nougain.)

Vaibhav Nougain and Aleksandra Lekić are with the Department of Electrical Sustainable Energy, Delft University of Technology, 2628 CD Delft, The Netherlands (e-mail: v.nougain@tudelft.nl; A.Lekic@tudelft.nl).

Sukumar Mishra and Soumya Shubhra Nag are with the Department of Electrical Engineering, Indian Institute of Technology, New Delhi 110016, India (e-mail: sukumariiitdelhi@gmail.com; ssnag@ee.iiit.ac.in).

Color versions of one or more figures in this article are available at https://doi.org/10.1109/TPWRD.2022.3318689.

Digital Object Identifier 10.1109/TPWRD.2023.3318689

0885-8977 © 2023 IEEE. Personal use is permitted, but republication/redistribution requires IEEE permission. See https://www.ieee.org/publications/rights/index.html for more information.

Authorized licensed use limited to: TU Delft Library. Downloaded on December 21,2023 at 10:35:46 UTC from IEEE Xplore. Restrictions apply.
The proposed work has the following attributes:

- Unlike single terminal methods [9], [10], [11], [12], [13], [14], [15], [16], [17], the proposed work is accurate even for high resistance faults.
- Unlike time-domain-based double terminal methods [18], [19], [20], the method is flexible for systems with either homogeneous or non-homogeneous combinations of cables and lines for distribution.
- Unlike traveling wave-based double-terminal methods [21], [22], the proposed work requires a sampling frequency as low as 5 kHz (see Section V(D)) and is fairly accurate for high resistance faults.
- The proposed work generalizes the analysis for a larger MVDC system with k nodes and p buses for broader application. Based on the availability of communication at different terminals, the method can be applied to increase the reliability of fault location.
- The method is robust to variation of key parameters like type of faults, fault resistance, fault location, and white Gaussian noise in the measurement.

The rest of the proposed work is organized as follows. Section II introduces the test system configuration and Section III explains the differential fault identification method. Section IV presents the fault location algorithm whereas Section V gives the implementation of the proposed method. Section VI validates the proposed fault location algorithm whereas Section VII concludes the work.
II. TEST SYSTEM CONFIGURATION

A multi-terminal MVDC microgrid operating at ±2 kV formed by a radial configuration of 6 buses [24] is used as a test system (see Fig. 1). Bus 1 has a fuel cell, whereas bus 2 has a photovoltaic system interfaced with the system to a boost DC/DC converter. Bus 3 has an energy storage system (ESS) battery interfaced with a bidirectional DC/DC converter. Bus 4 has an AC utility grid connected to the DC system with a voltage source converter (VSC). Bus 5 has grid forming VSC interfaced AC loads, whereas bus 6 has buck DC/DC converter interfaced constant power loads (CPL) [1], [7].

A bipolar line configuration with a frequency-dependent transmission model (FDTL) for UGC and OHL is considered for the system. The UGC is modeled as single-core 280 mm² cables with copper conductor, XLPE insulation (2.8 mm thick), and PVC sheathing (2.5 mm thick), whereas the OHL is modeled as ACSR based stranded conductor with an outer radius of 0.02 m and strand radius of 0.003 m. The grounding capacitance for UGC and OHL is within 0.5 μF/km and 0.01 μF/km, respectively, while the equivalent DC capacitors of the converters are around 1–10 mF. Hence, the fault contribution from the grounding capacitance of cables and lines can be ignored for short to medium lengths [1]. As a result, the R-L representation of UGC and OHL is used for the fault location analysis. The grounding scheme considered is TN-S which provides mid-point grounding at each converter terminal. The fault contingencies considered in the test system are of different types i.e., PTP, positive-pole to ground (P-PTG), and negative-pole to ground (N-PTG). The sources and loads in the setup are protected using intelligent electronic devices, IEDs, which is a combination of DC current transducer, DC overcurrent relay, and DC circuit breakers as shown in Fig. 1. The cables and lines in the system are protected with IEDs, using a differential current relay (DCR) as the fault identification scheme [1]. CLRs are used in Fig. 1 to limit the current rise rate during a fault contingency. The CLRs are placed between every IEDs and IEDs. Buses connected to their respective nodes, N1 & N2 are used to divide the system shown in Fig. 1 into two parts. Buses 3–6 of the system act as buses 1–2 for node, N1. As a result of which, SL1,2 means source line connected at bus 1 of node 2 (or bus 3 of the system), SL2,2 means source line connected at bus 2 of node 2 (or bus 4 of the system) and so on. The measurement points for each bus are DC output voltage, voltage after CLR, current through CLRs and adjacent node current (in the case of a multi-terminal system). Node current is important for fault identification using DCR. In case, the node current measurements are unavailable, a localized voltage-based fault identification method [1] can be used along with the DCR.

III. FAULT IDENTIFICATION ALGORITHM

The fault is identified and classified into different types i.e., PTP, P-PTG and N-PTG at either SLi,j or ILi. DCR uses bus and node current values to make a trip decision for a fault. To identify and classify faults at SLi,j, the trip condition is given by (1a) and (1b).

\[
\begin{align*}
    \left| i_{Bj,i}(k) - i_{Ni}(k) \right| & > I_{set} \quad (1a) \\
    \left| i_{Bj,i}(k) - i_{Ni}(k) \right| & > I_{set} \quad (1b)
\end{align*}
\]

where \( i_{Bj,i}(k) \) and \( i_{Ni}(k) \) give the positive and negative pole currents at bus \( j \) with closest node \( i \). \( i_{Ni}(k) \) and \( i_{Ni}(k) \) give the positive and negative pole currents at node \( i \) into the fault. The differential current feeds the fault and increases above a certain threshold, \( I_{set} \). To identify and classify faults at ILi, the trip condition is given by (2a) and (2b).

\[
\begin{align*}
    \left| i_{Nj+1}(k) - i_{Nj}(k) \right| & > I_{set} \quad (2a) \\
    \left| i_{Nj+i}(k) - i_{Nj}(k) \right| & > I_{set} \quad (2b)
\end{align*}
\]

where \( i_{Nj+1}(k) \) and \( i_{Nj}(k) \) give the positive and negative pole currents at node \( i \) into the fault.

IV. FAULT LOCATION ALGORITHM

Once the fault is identified, the proposed fault location algorithm takes each segment with different values of R-L per unit. This allows locating fault for a system with any combination of lines or cables (varying from a homogeneous line to n-segment non-homogeneous lines i.e., a combination of OHL and UGC). Any terminal and faulty terminal can be used to calculate accurate fault location. The algorithm’s reliability increases if the number of terminals is used to calculate location. The method is initially explained for a 2-node, 3-bus system (see Fig. 2). Further, a more complex system with 4 nodes, and 8 buses is analyzed for the fault location. Finally, the analysis is generalized for an \( k \) node, \( p \) bus system for wider applications to different MVDC systems.

A. Fault Location for a Three Bus System

A three bus MVDC system is shown in Fig. 2. Two nodes, \( N_1 \) and \( N_2 \) with three source/load lines (SL1, SL2 and SL3) and one interconnecting line (IL1) give four segments in the system. The analysis is elaborated considering node, \( N_1 \). The same analysis can be extended using node, \( N_2 \). A fault can occur at any of the

Authorized licensed use limited to: TU Delft Library. Downloaded on December 21,2023 at 10:35:46 UTC from IEEE Xplore. Restrictions apply.
segments as shown as $F_1–F_4$ in Fig. 2. The subsection covers a detailed derivation of fault location for different fault cases.

1) Fault at $SL_1$: If the fault is located at $SL_1$, given as $F_1$ in Fig. 2, the equivalent three-terminal system is given as shown in Fig. 3. Here $v_n(t)$ gives $n^{th}$ DC link bus voltage, $u_n(t)$ gives the voltage after CLR and $i_n(t)$ gives current fed into the fault for $n^{th}$ bus. $r_n$ is the resistance per unit length, $l_n$ is the inductance per unit length and $D_n$ is the total length of source/load line adjacent to $n^{th}$ bus. $r_{Mm}$ is the resistance per unit length, $l_{Mm}$ is the inductance per unit length and $M_{m}$ is the total length of interconnecting line between $m^{th}$ to $(m+1)^{th}$ node. $L$ is defined as value of CLR and $R_f$ is defined as the fault resistance. Additionally, $x|_{B_2N_1}$ is the fault distance calculated considering bus $n$, where $n \in \{1, 2, 3\}$. $m$ is the node considered for reference along with bus $n$, where $m \in \{1, 2\}$.

Using Kirchhoff’s Voltage Law (KVL) for a PTP fault at $SL_1$ (shown in Fig. 3), (3)–(5) are obtained for bus 1 to bus 3.

$$2r_1 x_{i_1}(t) + 2l_1 \frac{di_1(t)}{dt} + R_f \sum i(t) = u_1(t)$$

(3)

$$2D_2 r_2 i_2(t) + 2l_2 D_2 \frac{di_2(t)}{dt} + 2(D_1 - x) r_1 [i_2(t) + i_3(t)] + 2l_1 (D_1 - x) \left(\frac{di_2(t)}{dt} + \frac{di_3(t)}{dt}\right) + R_f \sum i(t) = u_2(t)$$

(4)

$$2(D_3 r_3 + M_1 r_{M1}) i_3(t) + 2(l_3 D_3 + M_1 l_{M1}) \frac{di_3(t)}{dt} + 2(D_1 - x) r_1 [i_2(t) + i_3(t)] + 2l_1 (D_1 - x) \left(\frac{di_2(t)}{dt} + \frac{di_3(t)}{dt}\right) + R_f \sum i(t) = u_3(t)$$

(5)

Here $\sum i(t) = i_1(t) + i_2(t) + i_3(t)$. The current derivative terms can be obtained using the drop in voltage across the CLR, avoiding substitution errors due to differential calculations [9]. These terms are

$$\frac{di_n(t)}{dt} = \frac{v_n(t) - u_1(t)}{2l_n} = \frac{v_n(t) - u_2(t)}{2l_n} = \frac{v_n(t) - u_3(t)}{2l_n} = \frac{v_n(t) - u_4(t)}{2l_n}$$

(6)

For the sake of simplicity in the analysis, $L_1 = L_2 = \cdots = L_n$. Subtracting any two equations given in (3)–(5) negates the dependence of fault location on fault resistance, $R_f$. If the transition fault impedance has a resistive and an inductive component, (3)–(5) are given with an additional common inductive term $(l_f \frac{d\sum i(t)}{dt})$. Since the term is common, it is canceled upon simplification. As a result, even if the transition fault impedance has an inductive component, the proposed fault location algorithm is still applicable without any changes. Rearranging (3) and (4) define the fault distance from bus 1 of node 1 considering bus 2 of node 1, given as (6).

$$x|_{B_2N_1} = \left[\frac{u_1(t) - u_2(t)}{2r_1 D_1 (i_2(t) + i_3(t)) + 2r_2 D_2 i_2(t)}\right] + \frac{\sum i(t) + \text{L}_1 \sum u_2(t)}{2r_1}$$

(6)

Here $\sum v_2(t) = v_{L_1}(t) + v_{L_2}(t) + v_{L_3}(t)$. Similarly, rearranging (3) and (5) define the fault distance from bus 1 considering bus 3 of node 1, given as (7).

$$x|_{B_3N_1} = \left[\frac{u_1(t) - u_3(t)}{2r_1 D_1 (i_2(t) + i_3(t)) + 2r_3 D_3 i_3(t)}\right] + \frac{\sum i(t) + \text{L}_1 \sum u_3(t)}{2r_1}$$

(7)

The equivalent calculated fault location is defined as $x|_{SL_1}$, given by $x|_{SL_1} = x|_{B_2N_1} + x|_{B_3N_1}$. This is done to reduce random uncertainty in measurement [25] and increase fault location reliability. Here $x|_{B_3N_1} - x|_{B_2N_1} \approx 0$ and $x \leq D_1$; $x \in \{x|_{B_2N_1}, x|_{B_3N_1}\}$ are two verification conditions for better reliability. These are validated using Fig. 4, showing a fault at 0.5 km at $SL_1$. Either of the two terminals, along with the
faulty terminal, can be used to calculate accurate fault location. The algorithm’s reliability increases if the number of terminals is used to calculate fault location. \(X|_{B_n,N_m}\) in Fig. 4 shows the calculated location for a short-circuit fault (\(R_f = 0 \Omega\)) using bus \(n\) and node \(m\) whereas \(X|_{B_n,N_m}\) shows the variation of \(X|_{B_n,N_m}\) with a rolling mean filter having a moving window of 20 sample steps [16]. Throughout the analysis, \(X|_{B_n,N_m}\) is used to represent the filtered value of calculated location, \(X|_{B_n,N_m}\). Similar analysis can be carried out for faults at \(SL_2\) and \(SL_3\) respectively.

2) Fault at \(IL_1\): If the fault is located at \(IL_1\), given as \(F_3\) in Fig. 2, (8) and (9) are obtained considering bus 3 and bus 1.

\[
2r_3D_3j^3(t) + 2l_3D_3 \frac{d}{dt}i_3(t) + 2dr_{M1}i_3(t) + 2l_{M1}v_L \frac{d}{dt}i_3(t) + R_f \sum i(t) = u_3(t)
\]  

(8)

\[
2r_1D_1i_1(t) + l_1D_1 \frac{d}{dt}i_1(t) + (M_1 - x)r_{M1} (i_1(t) + i_2(t)) + (M_1 - x)l_{M1} \left[ \frac{d}{dt}i_1(t) + \frac{d}{dt}i_2(t) \right] + R_f \sum i(t) = u_1(t)
\]  

(9)

Fault distance from bus 3 considering bus 1 is given as (10) shown at the bottom of this page.

Similar analysis can be carried out using KVL considering bus 2 and bus 3 to obtain \(X|_{B_2,N_1}\). This gives the equivalent calculated fault location, \(X|_{IL_1} = \frac{x_{B_2,N_1} + x_{B_2,N_2} - x_{B_2,N_3}}{2}\). Here \(x_{B_1,N_1} - x_{B_2,N_2} = 0\) and \(x \leq M_1: x \in \{x|_{B_1,N_1}, x|_{B_2,N_1}\} \).

B. Fault Location for a 4 Node, 8 Bus System

If the fault is located at \(SL_{1,1}\), the single-line 4 node, 8 bus system is given as shown in Fig. 5. The unit resistance and inductance related to \(SL_{i,j}\) is given as \(r_{j,i} \) and \(l_{j,i}\). \(D_{i,j}\) is the total length of source/load line, \(SL_{i,j}\). Using KVL for a PTP fault at \(SL_{1,1}\), \((11)-(15)\) are obtained considering bus 1 of node 1, bus 2 of node 1, bus 2 of node 2 and bus 1 of node 3.

\[
2r_{1,1}xi_{1,1}(t) + 2l_{1,1}x \frac{d}{dt}i_{1,1}(t) + R_f \sum i(t) = u_{1,1}(t)
\]  

(11)

\[
x|_{B_1,N_1} = \left[ \frac{u_3(t) - u_1(t)}{2r_{M1}} \right] + \frac{l_{1,1}D_{1,1}}{2r_{M1}} \sum i(t) + \frac{I_{M1}x_{1,1}(t)}{L} - \frac{I_{M1}x_{1,1}(t)}{L} \sum i(t) + \frac{2l_{3,2}D_{3,2}i_{2,1}(t)}{2r_{M1}L} + 2l_{2,1}D_{2,1} \frac{d}{dt}i_{2,1}(t)
\]

(10)

\[
+ 2(D_{1,1} - x)r_{1,1} \left[ \sum i(t) - i_{1,1}(t) \right]
\]

\[
+ 2l_{1,1}(D_{1,1} - x) \left( \frac{d}{dt} \sum i(t) - \frac{d}{dt}i_{1,1}(t) \right)
\]

\[
+ R_f \sum i(t) = u_{2,1}(t)
\]

\[
2D_{1,2}r_{1,2}i_{1,2}(t) + 2M_1r_{M1} \left[ \sum i(t) - i_{1,1}(t) - i_{2,1}(t) \right]
\]

\[
+ 2l_{1,2}D_{1,2} \frac{d}{dt}i_{1,2}(t)
\]

\[
+ 2M_1l_{M1} \left( \frac{d}{dt} \left[ \sum i(t) - i_{1,1}(t) - i_{2,1}(t) \right] \right)
\]

\[
+ 2(D_{1,1} - x)r_{1,1} \left[ \sum i(t) - i_{1,1}(t) \right]
\]

\[
+ 2l_{1,1}(D_{1,1} - x) \left( \frac{d}{dt} \sum i(t) - \frac{d}{dt}i_{1,1}(t) \right)
\]

\[
+ R_f \sum i(t) = u_{1,3}(t)
\]

(12)

\[
2D_{1,3}r_{1,3}i_{1,3}(t) + 2M_1r_{M1} \left[ \sum i(t) - i_{1,1}(t) - i_{2,1}(t) \right]
\]

\[
+ 2M_2r_{M2} \left[ i_{1,3}(t) + i_{2,3}(t) \right]
\]

\[
+ 2l_{1,2}D_{1,2} \frac{d}{dt}i_{1,3}(t)
\]

\[
+ 2M_1l_{M1} \left( \frac{d}{dt} \left[ i_{1,3}(t) + i_{2,3}(t) \right] \right)
\]

\[
+ 2M_2l_{M2} \left( \frac{d}{dt} i_{1,3}(t) + i_{2,3}(t) \right)
\]

\[
+ 2(D_{1,1} - x)r_{1,1} \left[ \sum i(t) - i_{1,1}(t) \right]
\]

\[
+ 2l_{1,1}(D_{1,1} - x) \left( \frac{d}{dt} \sum i(t) - \frac{d}{dt}i_{1,1}(t) \right)
\]

\[
+ R_f \sum i(t) = u_{1,3}(t)
\]

(13)

Rearranging (11) and (12) define the fault distance from bus 1 of node 1 considering bus 2 of node 1, given as (15) shown at the bottom of the next page.

Similarly, rearranging (11) and (13) defines the fault distance from bus 1 of node 1 considering bus 1 of node 2, given as (16) shown at the bottom of the next page.

On similar lines, rearranging (11) and (14) define the fault distance from bus 1 of node 1 considering bus 1 of node 3, given as (17) shown at the bottom of the next page. Further, similar
analysis can be performed for faults at different \( SL_{j,i} \) and \( IL_{i-1} \) respectively.

C. Fault Location for a Generalized \( k \) Node, \( p \) Bus System

Fig. 6(a) shows a generalized \( p \) bus, \( k \) node radial MVDC system. Fault at source/load line is shown to occur at node \( i \) (\( N_i \)), bus \( j \) (given as \( SL_{j,i} \), shown as \( F_1 \) in Fig. 6(b)). Fault at interconnecting line occurs between node \( i-1 \) and \( i \) is shown as \( F_2 \) in Fig. 6(c). The algorithm can be applied based on a system’s availability of communication and sensors with multiple terminal measurements available, and the location reliability increases, as highlighted earlier.

Furthermore, given the inductive nature of the fault location estimation described in Sections IV-A and IV-B, we can formulate the following theorem for the general location of the \( SL_{j,i} \).

Theorem 1: For the generalized MVDC power system depicted in Fig. 6, fault at the \( SL_{j,i} \), for \( j \in \{1, \ldots, N_p \} \) and \( i \in \{1, \ldots, k \} \) can always be described with the (18a) shown at the bottom of the next page.

The proof for this theorem is in Appendix A. The results of Theorem 1 can be further elaborated to cover fault location at \( IL_{i-1} \).

Theorem 2: For the generalized MVDC power system depicted in Fig. 6, the fault placed at any interconnecting line between nodes \( i-1 \) and \( i \), for \( i \in \{1, \ldots, k \} \), can be determined using formula (18b).

The proof for this theorem is given in Appendix B.

V. PROPOSED FAULT LOCATION SCHEME

To start with, the terminal voltage data, along with the voltage and current data across different CLRs, are measured. Further, a rolling mean filter (window of 50 samples) is used to filter out the high-frequency WGN in the measurement. Further, the DCR is used to identify if there is a fault in the system. If there is a violation of \( I_{set} \), specific faulty segment is identified (between \( SL_{j,i} \) and \( IL_i \)). For a fault at \( SL_{j,i} \), (18a) is used for calculating the fault distance, whereas for a fault at \( IL_i \), (18b) is used to calculate the fault distance. Fault location is calculated considering each bus and node (excluding the case where \( (p,k) = (j,i) \) i.e., the location from bus \( j \) considering bus \( j \), node \( i \)). This means that the method entirely focuses on multi-terminal measurements for fault location. Once the fault location is calculated, conditions (22) are verified. If (22) is satisfied, the final fault location is evaluated using (21). Fig. 7 shows the layout of the proposed fault location scheme.

VI. RESULTS AND VALIDATION

The test systems shown in Figs. 1 and 2 are implemented using PSCAD/EMTDC based electromagnetic transient simulations. A sampling frequency, \( f_s \) of 50 kHz is used for conclusive plots. However, Section V(D) shows that a sampling frequency of 5 kHz is enough for satisfactory accuracy. The detailed models of OHL and UGC are considered in PSCAD/EMTDC. The parameters for the test system are given in Table II. The validation starts with fault identification and eventually the location of the fault in a three-bus system shown in Fig. 2. Once the process of fault location is validated for a smaller system, it is then tested for a six-bus system shown in Fig. 1. The algorithm is further tested under different fault resistances and fault locations with different sampling frequencies and white Gaussian noise (WGN) in measurement. Finally, the effect of parameter variation on the proposed algorithm is discussed.
algorithm. Different types of faults (PTP, P-PTG and N-PTG) occur at the source/load line and interconnecting line.

1) Source/Load Line Faults:
   
a) PTP fault: A PTP fault occurs at $d = 0.5$ km at $SL_1$ with fault resistance, $R_f = 1 \Omega$. Both positive and negative pole differential current ($i_{B1,1} - (t)$ and $i_{B1,1} - (t)$) violate $I_{set}$ indicating a PTP fault at $SL_1$. The differential current of other terminals does not violate $I_{set}$. Once the fault is identified in lesser than 1 ms, the fault location algorithm calculates $x_{B2, N_1}$ and $x_{B3, N_1}$, $x_{B2, N_1}$ and $x_{B3, N_1}$ (rolling mean of $X_{B2, N_1}$ and $X_{B3, N_1}$). Over 1–2 ms of fault inception, Fig. 8(a) shows $x_{B3, N_1} \approx 0.496$ km, $x_{B2, N_1} \approx 0.508$ km and $x_{B2, N_1} \times x_{B3, N_1} \approx 0.012$ km.
   
b) P-PTG faults: A P-PTG fault occurs at $d = 0.25$ km at $SL_2$ with fault resistance, $R_f = 1 \Omega$ and grounding resistance, $R_g = 0.5 \Omega$. Only positive pole differential current

A. Validation for Fault Location for a Three Bus System

A three-bus system with $SL_1$–$SL_3$ and $IL_1$ is used (see Fig. 2) to check the performance of the fault identification and location

\[
\begin{align*}
\left[ u_j, i(t) - u_{n,m}(t) \right] + 2r_m D_n, m i_{n,m}(t) + 2 \sum_{\beta = m}^{\beta = m} M_{\beta} r_{M_{\beta}} + \sum_{\epsilon = m}^{\epsilon = m} j_{\beta} \sum_{\epsilon = m}^{\epsilon = m} j_{\epsilon} + 2D_j, i_{r_{j,i}} \\
+ l_n, D_{n,m} \frac{v_{l_{n,m}}(t)}{v_{L_{n,m}}} + \sum_{\beta = m}^{\beta = m} M_{\beta} \sum_{\epsilon = m}^{\epsilon = m} j_{\beta} \sum_{\epsilon = m}^{\epsilon = m} j_{\epsilon} + 2D_j, i_{r_{j,i}} \\
- \sum_{\beta = m}^{\beta = m} M_{\beta} \sum_{\epsilon = m}^{\epsilon = m} j_{\beta} \sum_{\epsilon = m}^{\epsilon = m} j_{\epsilon} + 2D_j, i_{r_{j,i}} \\
\end{align*}
\]

\[
\begin{align*}
\left[ u_j, i(t) - u_{n,m}(t) \right] + 2r_m D_n, m i_{n,m}(t) + 2 \sum_{\beta = m}^{\beta = m} M_{\beta} r_{M_{\beta}} + \sum_{\epsilon = m}^{\epsilon = m} j_{\beta} \sum_{\epsilon = m}^{\epsilon = m} j_{\epsilon} + 2D_j, i_{r_{j,i}} \\
+ l_n, D_{n,m} \frac{v_{l_{n,m}}(t)}{v_{L_{n,m}}} + \sum_{\beta = m}^{\beta = m} M_{\beta} \sum_{\epsilon = m}^{\epsilon = m} j_{\beta} \sum_{\epsilon = m}^{\epsilon = m} j_{\epsilon} + 2D_j, i_{r_{j,i}} \\
- \sum_{\beta = m}^{\beta = m} M_{\beta} \sum_{\epsilon = m}^{\epsilon = m} j_{\beta} \sum_{\epsilon = m}^{\epsilon = m} j_{\epsilon} + 2D_j, i_{r_{j,i}} \\
\end{align*}
\]
\((i_{B1,1}(t))\) violates \(I_{set}\) indicating a P-PTG fault at \(SL_1\). Fig. 8(b) shows \(x|_{B3, N_1} \approx 0.251\ \text{km}, x|_{B2, N_1} \approx 0.254\ \text{km}\) and \(x|_{B2, N_1} \approx x|_{B3, N_1} \approx 0.003\ \text{km}\).

c) N-PTG fault: A N-PTG fault occurs at \(d = 0.75\ \text{km}\) at \(SL_1\) with fault resistance, \(R_f = 1\ \Omega\) and grounding resistance, \(R_g = 0.5\ \Omega\). The differential negative pole current \((i_{B1,1}(t))\) violates \(I_{set}\) indicating a N-PTG. Once the fault is identified, the location is calculated as \(x|_{B3, N_1} \approx 0.755\ \text{km}, x|_{B2, N_1} \approx 0.763\ \text{km}\) and \(x|_{B2, N_1} \approx x|_{B3, N_1} \approx 0.008\ \text{km}\).

2) Interconnecting Line Faults:

a) PTP fault: A PTP fault occurs at \(d = 5\ \text{km}\) at \(IL_1\). Both positive and negative pole differential current \((i_{B1,1}(t))\) and \((i_{B1,1}(t))\) violate \(I_{set}\) indicating a PTP fault at \(IL_1\). Fig. 9(a) shows \(x|_{B3, N_1} \approx 4.995\ \text{km}, x|_{B2, N_1} \approx 4.99\ \text{km}\) and \(x|_{B2, N_1} \approx x|_{B3, N_1} \approx 0.005\ \text{km}\).

b) P-PTG faults: A P-PTG fault occurs at \(d = 3\ \text{km}\) at \(IL_1\), with grounding resistance, \(R_g = 0.5\ \Omega\). Only positive pole differential current \((i_{B1,1}(t))\) violates \(I_{set}\) indicating a P-PTG fault at \(IL_1\). Fig. 9(b) shows \(x|_{B3, N_1} \approx 3.005\ \text{km}, x|_{B2, N_1} \approx 2.995\ \text{km}\) and \(x|_{B2, N_1} \approx x|_{B3, N_1} \approx 0.01\ \text{km}\).

c) N-PTG fault: A N-PTG fault occurs at \(d = 6\ \text{km}\) at \(IL_1\) with fault resistance, \(R_f = 5\ \Omega\) and grounding resistance, \(R_g = 0.5\ \Omega\). Only the differential negative pole current \((i_{B1,1}(t))\) violates \(I_{set}\) indicating a N-PTG at \(IL_1\). The location is calculated as \(x|_{B3, N_1} \approx 6.002\ \text{km}, x|_{B2, N_1} \approx 5.99\ \text{km}\) and \(x|_{B2, N_1} \approx x|_{B3, N_1} \approx 0.012\ \text{km}\).

B. Validation for Fault Location in a Six Bus System

For the system shown in Fig. 1, the inception of different faults at \(SL_{1,1}\) and \(IL_1\) occur to validate the fault location algorithm for a six-bus test system.

1) Source/Load Line Faults: Fig. 8 shows different faults at \(SL_{1,1}\) (total length 2 km). Fig. 10(a) shows the calculated fault location for a fault at \(d = 0.05\ \text{km}\). The location calculated from bus 1 considering different buses and nodes are \(x|_{B2, N_1} \approx 0.051\ \text{km}, x|_{B3, N_1} \approx 0.053\ \text{km}, x|_{B4, N_1} \approx 0.055\ \text{km}, x|_{B5, N_1} \approx 0.053\ \text{km}, x|_{B6, N_1} \approx 0.052\ \text{km}\). Using (21), \(x|_{SL_{1,1}} = 0.0528\ \text{km}\). Fig. 10(b) shows the calculated fault location for a fault at \(d = 1\ \text{km}\). The location with different buses and nodes are \(x|_{B2, N_1} \approx 1.001\ \text{km}, x|_{B3, N_1} \approx 1.002\ \text{km}, x|_{B4, N_1} \approx 1.0025\ \text{km}, x|_{B5, N_1} \approx 1.002\ \text{km}, x|_{B6, N_1} \approx 1.002\ \text{km}\). Using (21), \(x|_{SL_{1,1}} = 1.0019\ \text{km}\). Fig. 10(c) shows the calculated fault location for a fault at \(d = 1.95\ \text{km}\). The location calculated with different buses and nodes are \(x|_{B2, N_1} \approx 1.946\ \text{km}, x|_{B3, N_1} \approx 1.9475\ \text{km}, x|_{B4, N_1} \approx 1.95\ \text{km}, x|_{B5, N_1} \approx 1.9475\ \text{km}, x|_{B6, N_1} \approx 1.947\ \text{km}\). Using (21), \(x|_{SL_{1,1}} = 1.9476\ \text{km}\).

2) Interconnecting Line Faults: Fig. 11 shows different faults at \(IL_1\) (total length 10 km). Fig. 11(a) shows the calculated fault location for a fault at \(d = 2\ \text{km}\). Similar to (15), \(x|_{IL_1} = 2.006\ \text{km}\). Fig. 11(b) shows location for a fault at \(d = 4\ \text{km}\) as \(x|_{IL_1} = 4.008\ \text{km}\) and Fig. 11(c) shows location for a fault at \(d = 6\ \text{km}\) as \(x|_{IL_1} = 6.003\ \text{km}\). Similar to faults at \(SL_{1,1}\), the calculated location is accurate.

C. Validation for Different Fault Resistances

The variation of calculated location with different fault resistances (up to \(R_f = 200\ \Omega\)) is explored in Table III. Since the method is multi-terminal, the algorithm’s accuracy is independent of fault resistance. Table III shows faults at \(SL_{1,2}\) and \(IL_2\). Considering Fig. 1 as a test system, there are 5 buses which can be individually used to calculate the fault location for \(SL_{1,2}\) (i.e., \(x|_{B4, N_2}, x|_{B5, N_2}, x|_{B6, N_2}, x|_{B1, N_2}\) and \(x|_{B2, N_2}\)). Similarly, for a fault at \(IL_1\), \(x|_{B1, N_2}, x|_{B2, N_2}, x|_{B3, N_2}, x|_{B4, N_2}, x|_{B5, N_2}, x|_{B6, N_2}\) can be used. However, due to space constraints, Table III shows the fault location using 3 buses for each case. For high sampling frequencies \((f_s > 20\ \text{kHz})\), there is no loss of accuracy for high fault resistances. For low sampling frequencies \((f_s < 20\ \text{kHz})\), there is a marginal loss of accuracy (< 1%) for high fault resistances. This is because as fault resistance increases, the signal damping increases. If the sampling frequency is less, useful samples are passed over.

D. Performance Under Different Sampling Frequencies

Fault location accuracy with low sampling frequency can help in cost-effective hardware implementation. Table IV shows that a 5 kHz sampling frequency gives satisfactory results for the proposed fault location method. However, as evident from Table IV, higher \(f_s\) means more useful samples, which increase the accuracy of the fault location algorithm.

E. Fault Location Calculation With Parameter Variation

The sensitivity of the fault location algorithm with the variation of system parameters, i.e., \(r\) (unit resistance) and \(l\) (unit inductance) of cables and \(C\) (DC link capacitance) of converters is explored. The initial parameters are given in Table II. It is observed that using different values of \(r\) and \(C\) up to ±200%
Fig. 8. Three-bus system: Calculated fault location for different faults at $SL_1$ at (a) $d = 0.5$ km; (b) $d = 0.25$ km; (c) $d = 0.75$ km.

Fig. 9. Three-bus system: Differential current and calculated fault location for different faults at $IL_1$ at (a) $d = 5$ km; (b) $d = 3$ km; (c) $d = 6$ km.

Fig. 10. Six-bus system: Calculated fault location for faults at $SL_{1,1}$ at (a) $d = 0.05$ km, (b) $d = 1$ km, (c) $d = 1.95$ km.

does not change the accuracy of the fault location algorithm. However, the accuracy of the algorithm varies with variations in unit inductance. Table V shows $\varepsilon(\%) = \varepsilon/x$ with $\%$ change in inductance value. For faults closer to the bus terminal, $\%$ drop in fault location accuracy is higher. As a result, a $\pm 20\%$ change in inductance reduces accuracy as high as $\pm 18\%$. This suggests that the fault location method is sensitive to the unit inductance of the line or cable. In contrast, unit resistance and DC link capacitance value do not affect it.

The future scope of work includes analyzing the variation of fault location accuracy concerning change in unit inductance in detail and proposing a location method with much lesser sensitivity due to its interpretation.

F. Fault Detection and Location Time

For the application of the proposed location method, the fault identification scheme takes around 1 ms, which complements the location method. For $f_s = 20$ kHz, maximum identification time is recorded as 0.95 ms. The fault location window is 1 to 2 ms from the inception time. This makes the method’s maximum detection and location time to be less than 2 ms.
Fig. 11. Six-bus system: Calculated fault location for faults at $H_{1}$ at (a) $d = 2$ km, (b) $d = 4$ km, (c) $d = 6$ km.

TABLE III

| $R_f$ (Ω) | $|V_{t}|$ | $|I_{t}|$ | $|V_{t}|$ | $|I_{t}|$ |
|-----------|---------|---------|---------|---------|
| 5%        | 0.02%   | 0.03%   | 0.02%   | 0.02%   |
| 10%       | 0.22%   | 0.31%   | 0.21%   | 0.21%   |
| 15%       | 0.41%   | 0.51%   | 0.40%   | 0.40%   |
| 20%       | 0.60%   | 0.71%   | 0.60%   | 0.60%   |
| 25%       | 0.79%   | 0.89%   | 0.78%   | 0.78%   |

G. Performance With White Gaussian Noise in Measurement

White Gaussian Noise (WGN) in the measurement induces high-frequency components in the measured current and voltage data. This can cause inaccuracy in the results for the fault location of the proposed scheme. As a result, a rolling mean filter [16] is used with a moving window of 50 sample steps for voltage and current samples. Additionally, another rolling mean is used with a window of 20 samples to smoothen the fault location curve (see Fig. 4). WGN is random with the property of zero mean [16]. Using rolling mean samples effectively eliminates the effect of WGN to a great extent without affecting the accuracy of the proposed fault location algorithm. Table VI performs the algorithm with WGN in measurement for a PTP fault at $SL_{1.2}$.

TABLE VI

<table>
<thead>
<tr>
<th>Fault Location (m)</th>
<th>Error (m)</th>
</tr>
</thead>
<tbody>
<tr>
<td>100</td>
<td>2.75</td>
</tr>
<tr>
<td>300</td>
<td>4.35</td>
</tr>
<tr>
<td>500</td>
<td>5.02</td>
</tr>
<tr>
<td>700</td>
<td>4.34</td>
</tr>
<tr>
<td>900</td>
<td>5.3</td>
</tr>
</tbody>
</table>

Authorized licensed use limited to: TU Delft Library. Downloaded on December 21,2023 at 10:35:46 UTC from IEEE Xplore. Restrictions apply.
VII. CONCLUSION

The work proposes a novel fault location algorithm for a multi-terminal radial MVDC microgrid. Based on the findings of the proposed work, it is concluded that:

- The proposed algorithm locates the fault distance in a system ranging from a simple homogeneous line configuration to n-segment non-homogeneous lines for distribution i.e., different line/cable combinations.
- Any of the bus terminals along with the faulty bus terminal can be used to accurately locate the fault. If other bus terminals are also utilized (subject to the availability of communication and sensors) for fault location, the reliability of the method increases.
- The proposed analysis of fault location is extrapolated and generalized for a comparatively larger MVDC system with k node and p bus for wider applications to different systems.
- The proposed method is sensitive to the use of the true value of the unit inductance of a line or cable and the value of DC link capacitance.
- The performance of the location method is robust for different sampling frequencies ($f_s = 5–100$ kHz), under different WGN in measurement (SNR = 0–40 dB), for different types of faults (PTP, P-PTG, and N-PTG) at different fault resistances (validated up to $R_f = 200 \Omega$) and location.

APPENDIX A

GENERALITY FOR FAULT LOCATION AT SL$_{j,i}$

Proof: Each node, $n$ in the generalized system is considered to have $p_n$ buses contributing a total fault current of $i_{0n}(t)$. Here fault current from bus 1 at node $n$ is indicated as $i_{1,n}(t)$. Similarly, current from bus 2 at node $n$ is indicated as $i_{2,n}(t)$ and so on. The total fault current from node 1, $i_{01} = \sum_{\alpha=1}^{p_1} i_{\alpha,1}$; from node 2, $i_{02} = \sum_{\alpha=1}^{p_2} i_{\alpha,2}$ and so on. The expressions, $\sum i(t) = \sum_{\alpha=1}^{p} \sum_{\beta=1}^{k} i_{\alpha,\beta}(t)$, $\frac{di_{\alpha,\beta}}{dt} = \frac{v_{L_{\alpha,\beta}}}{L_{\alpha,\beta}}$, and their extensions are used interchangeably in the analysis of generalised $k$ node, $p$ bus system ahead.

If the fault takes place at source/load line at node $i$, bus $j$ (SL$_{j,i}$), then the fault location is evaluated using the effective faulty circuit as shown in Fig. 11(b). Here the location is calculated using buses related to SL$_{1,i}$ and SL$_{j,i}$, $r_{j,i}D_{j,i}$ and $l_{j,i}D_{j,i}$ give the equivalent resistance and inductance from bus $j$ to node $i$ whereas $r_{n,m}D_{n,m}$ and $l_{n,m}D_{n,m}$ give the equivalent resistance and inductance from bus $n$ to node $m$. Using KVL for a PTP fault at bus $j$ of node $i$ from bus 1 of node 1, (19) and (20) are obtained.

$$2r_{1,1}D_{1,1}i_{1,1}(t) + 2\sum_{\beta=1}^{i-1} M_{\beta}r_{\beta} \sum_{\varepsilon=1}^{\beta} i_{\varepsilon}$$

$$+ 2(D_{j,i} - x)r_{j,i} \sum_{(\alpha,\beta)=(1,1)}^{p_{\alpha,k}} i_{\alpha,\beta}(t)$$

Similarity, as explained in previous subsections, rearranging (19) and (20) give the generalised fault distance expression from bus $m$ of node $n$ as given in (18a), which completes the proof.

Reliability conditions are defined as (22a) and (22b). Here (22a) suggests that fault locations calculated using different terminal buses are close to each other in magnitude. Equation (22b) suggests that each calculated fault location is lesser than the total line length, $D_{j,i}$.

$$\sum_{\alpha=2}^{p} \sum_{(\alpha,\beta) \neq (j,i)}^{k} x|B_{\alpha,N_{\beta}} - \sum_{\alpha=1}^{p} \sum_{(\alpha,\beta) \neq (j,i)}^{k} x|B_{\alpha,N_{\beta}} < D_{thres}$$

$$x \leq D_{j,i} : x \in \left\{ \sum_{\alpha=1}^{p} \sum_{(\alpha,\beta) \neq (j,i)}^{k} x|B_{\alpha,N_{\beta}} \right\}$$

$D_{thres}$ is a static threshold for practical implementation of (22a). The lower limit of setting $D_{thres}$ is restricted by the time to locate the fault. For faults with lower fault resistance, the response damps slowly. As a result of which, it is possible that a very low threshold does not satisfy (22a) until the response is absolutely damped. This can delay the time to locate the fault. Additionally, a high value of $D_{thres}$ may compromise the accuracy of fault location. A nominal value of around $5\% - 8\%$ can be selected as the static threshold for $D_{thres}$. Throughout the study, the calculated fault distance for a fault at SL$_{j,i}$ is noticed to be composed of (a) $|u_{j,i}(t) - u_{n,m}(t)|$, (b) contribution of resistive and inductive component of SL$_{n,m}$, (c) contribution of resistive and inductive component of all ILs between SL$_{n,m}$ and SL$_{j,i}$, and (d) numerator and denominator contributions of resistive and inductive component of SL$_{j,i}$.

APPENDIX B

GENERALITY FOR FAULT LOCATION AT IL$_{i-1}$

Proof: If the fault takes place at the interconnecting line between nodes $i$-$I$ and $i$, then the fault location is evaluated
using the effective faulty circuit as shown in Fig. 11(c). Using KVL for a PTP fault at $IL_{i-1}$ with bus 1 of node 1 and bus $j$ of node $i$, (23) and (24) are obtained respectively.

\[
2\alpha,\beta t_{j,1}D_{j,1}t_{i,1}(t) + 2\sum_{\beta=1}^{\beta_1} M_{j,\beta} M_{\beta,1} \sum_{\varepsilon=1}^{\varepsilon_1} i_{\varepsilon}(t) + 2(M_{j,\beta} - x)M_{\beta,1} \sum_{\varepsilon=1}^{\varepsilon_1} i_{\varepsilon}(t) + Rf \sum_{t} i(t) + l_{1,1}D_{1,1} \frac{v(t)}{L_{1,1}} + i_{j,1}M_{j,1} \sum_{p=1}^{p_{1,1}} \frac{v_{L\alpha,\beta}}{L_{\alpha,\beta}} + (M_{j,1} - x)l_{j,1} \]  

(23)

Rearranging (23) and (24) give the generalized fault location expression from bus $m$ of node $n$ as given in (18b). This completes the proof of Theorem 2.

The equivalent fault distance and the reliability conditions can be worked out similarly to (21) and (22). Similar to the case of fault at SL$_{j,i}$, throughout the study, the calculated fault distance for a fault at $IL_{n-1}$ is noticed to be composed of (a) $u_{j,i}(t) - u_{m,n}(t)$, (b) contribution of resistive and inductive component of SL$_{m,n}$, (c) contribution of resistive and inductive component of all ILSs between SL$_{m,n}$ and IL$_{i-1}$, (d) contributions of resistive and inductive component of IL$_{j,i}$, and (e) numerator and denominator contributions of resistive and inductive component of IL$_{i-1}$.

REFERENCES


Vaibhav Nougain received the B.Tech degree in electrical engineering from Delhi Technological University (Formerly Delhi College of Engineering), New Delhi, India, in 2017 and the Ph.D. degree in electrical engineering from Indian Institute of Technology Delhi, New Delhi, in 2022. He was a Visiting Student with The Center for Electric Power and Energy, Technical University of Denmark, Kongens Lyngby, Denmark, in 2019. Since 2023, he has been working as a Postdoc Researcher with TU Delft, Delft, Netherlands, Faculty of Electrical Engineering, Mathematics, and Computer Science, the Group Intelligent Electrical Power Grids. His research interests include the protection and control of power electronics interfaced power systems.

Sukumar Mishra (Senior Member, IEEE) received the M.Tech and Ph.D. degrees in electrical engineering from the National Institute of Technology, Rourkela, India, in 1992 and 2000 respectively. He is currently a Professor with the Indian Institute of Technology Delhi, New Delhi, India, and has been its part for the past 17 years. He was the recipient of many accolades such as the INSA Medal for Young Scientist (2002), the INAE Young Engineer Award (2009, 2002), the INAE Silver Jubilee Young Engineer Award (2012), Samanta Chandra Shekhar Award (2016), IETE Bimal Bose award (2019), National Mission Innovation Champion award (2019), and NASI-Reliance Industries Platinum Jubilee Award for Application Oriented Innovation in Physical Sciences (2019). He has been granted Fellowships from academies like NASI (India), INAE (India), and professional societies like IET (U.K.), IETE (India), and IE (India). He has also been recognized as the INAE Industry Academic Distinguished Professor. His research interests include the fields of Power Systems, Power Quality Studies, Renewable Energy, and Smart Grid. Dr. Mishra is currently the ABB Chair Professor and was the NTPC, INAE, and Power Grid Chair Professor. He was also an Independent Director of the Cross Border Power Transmission Company Ltd. and the River Engineering Pvt. Ltd. He has carried out many important industrial consultations with TATA Power, Microtek, and others. Dr. Mishra has been working in close association with the IEEE Delhi Section Executive Committee for the past few years and is the Editor of IEEE TRANSACTIONS ON SMART GRID, IEEE TRANSACTIONS ON SUSTAINABLE ENERGY, and was an Area Editor for IET Generation, Transmission & Distribution Journal.

Soumya Shubhra Nag (Member, IEEE) received the B.E. degree from Jadavpur University, Kolkata, India, in 2009 and the M.Tech. and Ph.D. degrees from the Indian Institute of Technology (IIT) Kanpur, Kanpur, India, in 2011 and 2017, respectively, all in electrical engineering. From 2017 to 2018, he was a Research Fellow with the Rolls-Royce Corporate Laboratory, Nanyang Technological University, Singapore. He is currently an Assistant Professor with IIT Delhi, New Delhi, India. His research interests include power electronic converters for transportation electrification, DC distribution systems, and renewable energy systems.

Aleksandra Lekić (Senior Member, IEEE) received the B.Sc, M.Sc, and Ph.D. degrees in electrical engineering from the School of Electrical Engineering, University of Belgrade, Belgrade, Serbia, in 2012, 2013, and 2017, respectively. Between 2012 and 2018, she was a Teaching Assistant with the School of Electrical Engineering (ESAT), KU Leuven, Leuven, Belgium and Institute EnergyVille, Genk, Belgium. Since January 2020, she is a tenured Assistant Professor with Faculty of Electrical Engineering, Mathematics and Computer Science, the Group Intelligent Electrical Power Grids, TU Delft, Delft, Netherlands. Dr. Lekić leads a team of researchers specializing in the Control of HVDC/AC power systems. She is an Associate Editor for International Journal of Electrical Power & Energy Systems, Elsevier. Dr. Lekić represents TU Delft in the General Assembly in the CRESYM organization, committed to open-source software development for the electrical grids.